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ABSTRACT
In the recent past, the success of Neural Architecture Search (NAS)
has enabled researchers to broadly explore the design space using
learning-based methods. Apart from finding better neural network
architectures, the idea of automation has also inspired to improve
their implementations on hardware. While some practices of hard-
ware machine-learning automation have achieved remarkable per-
formance, the traditional design concept is still followed: a network
architecture is first structured with excellent test accuracy, and
then compressed and optimized to fit into a target platform. Such
a design flow will easily lead to inferior local-optimal solutions.
To address this problem, we propose a new framework to jointly
explore the space of neural architecture, hardware implementation,
and quantization. Our objective is to find a quantized architecture
with the highest accuracy that is implementable on given hardware
specifications. We employ FPGAs to implement and test our designs
with limited loop-up tables (LUTs) and required throughput. Com-
pared to the separate design/searching methods, our framework has
demonstrated much better performance under strict specifications
and generated designs of higher accuracy by 18% to 68% in the task
of classifying CIFAR10 images. With 30,000 LUTs, a light-weight
design is found to achieve 82.98% accuracy and 1293 images/second
throughput, compared to which, under the same constraints, the
traditional method even fails to find a valid solution.
1 INTRODUCTION
Machine learning has demonstrated great success in a variety of
applications [10, 15, 19, 22], which leads to the ever-growing de-
mand in the off-the-shelf solutions to application-specific systems
[5, 8, 14, 23]. Designing neural networks applying the hand-crafted
approach, however, involves huge expertise and labor. In response
to this challenge, automated machine learning (Auto-ML) is pro-
posed to build neural networks without human intervention; in
particular, Neural Architecture Search (NAS) [26] is proposed to
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identify the neural architecture with competitive or even better
accuracy against the best design explored by experts.
On the other side, when deploying architectures explored byNAS
to real-world platforms, such as AIoT [12] and mobile embedded
platforms [2–4, 13, 17], it is inevitably limited by the hardware con-
straints. As a result, hardware-aware machine learning [2, 6, 17, 25]
has emerged to explore neural architectures with the consideration
of hardware efficiency on a target fixed hardware design. Most
recently, authors in [7] open the hardware space in NAS to jointly
explore the architectures and hardware designs. However, almost all
existing methods adopt a separated optimization flow [9]: a large
network is first invented with excellent performance, and then
compressed and optimized to fit into a target platform. Note that
compression techniques, especially quantization [18–21], have to
be considered to fit the model into resource-constrained hardware
platforms, which can tremendously reduce the hardware resource
consumption and related computation consumption. Consequently,
such approach usually failed to find the overall optimal solutions.
For example, the best quantization scheme specifically tuned for
a network may be significantly inferior when applied to another
network or even not implementable under certain hardware speci-
fications.
In this paper, we delve into the NAS-based methods of design
automation on hardware-constrained platforms. We aim to answer
such a concrete question: for a specific task, what is the best neural
architecture with the highest accuracy that is implementable given
a defined set of hardware specifications? In particular, a novel co-
exploration framework is proposed to investigate the optimality of
neural architectures with quantization. In our framework, we pa-
rameterize the layer-wise quantization and search these parameters
jointly with the hyperparameters of the architecture. A hardware
model is built by searching the hardware space and validated by
the design specifications. We use FPGAs as the target platform and
run experiments under various configurations and specifications.
Compared with the existing separately searching, the proposed
joint search method is more robust, achieving 18% to 68% higher
accuracy on common used data sets.
The remainder of this paper is organized as follows. In Section
2, we outline the progress in neural architecture search associated
with hardware design. After that, we present the details of our
design framework in Section 3. Section 4 then investigates the
performance of our framework by experiment as compared with
conventional methods of separate search. Finally, Section 5 remarks
the conculsion and future work.
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Figure 1: The Pure-Software NAS framework.
2 TODAY’S NAS: FROM PURE-SOFTWARE VIA
HARDWARE-AWARE TO CO-DESIGN
Likewise the development of designing the embedded systems, the
evolution of today’s NAS has gone through three phases: (1) ex-
ploring structure only, called pure-software NAS in this paper; (2)
considering efficiency on a fixed hardware in exploring structures,
called hardware-aware NAS; (3) co-exploring hardware implemen-
tation and structures, called Co-Design NAS. In the following, we
will introduce each phase in detail, and then outline the develop-
ment trend of NAS in the future.
Pure-Software NAS. Figure 1 shows the NAS framework pre-
sented in [26]. In NAS, a controller (implemented as an RNN) it-
eratively generates a child network and obtains its accuracy A by
training it on a held-out data set. Then, accuracy A will be used
as the reward signal to the controller for its self-evolution for the
next iteration. The search process will be stopped if the controller
is converged for the maximum accuracy, or a termination condition
is satisfied. Existing work has demonstrated that the automatically
generated network architectures can achieve close accuracy to the
best human-invented architectures on the image classification task
[26, 27].
Search Space: For image classification, the linear array is applied
as the backbone of network architecture. In [26], each cell is a
normal convolution operation. In each cell, the search space is com-
posed of the filter size, strides, and the number of filters. In [27],
authors propose to incorporate B blocks (B = 5 in the paper) in one
cell, where each block is a 2-branch structure, mapping from 2 input
tensors to 1 output tensor. And the controller determines the type
of operation on each input tensor. The operations include the differ-
ent size of depthwise-separable convolution, atrous convolutions,
average pooling, max pooling, skip connection, etc.
Hardware-AwareNAS. Figure 2 illustrates theworks on search-
ing neural architectures targeting for fixed hardware [2, 13, 17]. In
these works, mobile phones are commonly be employed to be the
testbed. In order to guarantee the final system can satisfy the timing
specification. The framework will test the hardware efficiency (e.g.,
latency, energy consumption) for each child network. As shown
in Figure 2, after training, the child network will be sent to the
target platform to be executed. During execution, the hardware
efficiency E will be profiled. E together with the accuracy A will be
applied to update the controller to explore a better neural network
architecture.
More specifically, authors in [13] propose two optimizationmeth-
ods. Assume the hardware efficiency E stands for latency. Given the
latency specification S , the first method is to maximize the accuracy
The Controller 
(RNN)
Train a child network
with architecture
A to get accuracy A
Compute gradient of p and 
scale it by A and E to update the controller 
Predict the efficiency E
on a fixed hardware
(e.g. mobile phone)
Figure 2: The Hardware-Aware NAS framework.
A, subjecting to the constraint of E ≤ S . With this method, it still
has the mono-criteria on maximizing accuracy. This method can
guarantee the hardware efficiency to meet the specifications, but it
cannot provide the Pareto optimal solutions. Then, a weighted prod-
uct method to approximate Pareto optimal solutions is proposed.
The objective function is revised asmax = A × ES
w , wherew is the
weight factor. In this way, it enables the controller to effectively
approximate Pareto solutions nearby the specification S .
All the above approaches consider the hardware efficiency dur-
ing the search space. However, they neglect the hardware design
freedom, which is commonly given in many AI applications (e.g.,
IoT, embedded systems). As a result, it will potentially lead to infe-
rior solutions. A more elegant way to tailor the hardware design
for neural architecture needs to be exploited.
Co-DesignNAS.Most recently, we propose the hardware/software
co-design NAS to simultaneously optimize architecture accuracy
and hardware efficiency. Interestingly, we observe that the hard-
ware design space is tightly coupled with the architecture search
space, i.e., the best neural architecture depends on the hardware
(hardware-aware NAS), and the best hardware depends on the neu-
ral architecture. It is therefore best to jointly explore both spaces
to push forward the Pareto frontier between hardware efficiency
and test accuracy for better design tradeoffs.
Specifically, our architecture search space and hardware design
space co-exploration framework is shown in Figure 3(b). The pro-
posed co-exploration can be built on any existing NAS framework
[1, 2, 11, 26] by expanding it to delve into the hardware design
space, where a two-level (fast and slow) exploration is iteratively
conducted. In the fast exploration, the best hardware design is iden-
tified for the sampled neural architectures without lengthy training.
The architectures with inferior hardware efficiency will be quickly
pruned, which significantly accelerates the search process. There-
after, the superior candidates are trained in the slow exploration
for controller update using policy gradient reinforcement learning
to explore the coupled architecture search space. The optimization
objectives in the hardware design space can be varied according
to the design specifications, such as area, monetary cost, energy
efficiency, reliability, resource utilization, etc.
Near Future. The essential objective of NAS is for AI democ-
ratization. Although the Co-Design NAS has already significantly
pushed forward the progress to automatically implement machine
learning tasks on hardware, without considering the constrained
hardware resource in edge computing where tons of AI applica-
tions are waiting to be deployed, it will easily find inferior solutions
or even cannot find feasible solutions. In the following sections,
we made innovations on NAS to propose quantization search for
resource-constrained hardware on edge.
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Figure 3: The Co-Design NAS framework.
3 TOMORROW’S NAS: LANDING ON EDGE
WITH QUANTIZATION SEARCH FOR
RESOURCE-CONSTRAINED HARDWARE
This section will present our framework on NAS and hardware
co-design. Specifically, we target on jointly optimizing neural ar-
chitectures together with their quantization and hardware designs
with multiple objectives, which can guarantee the resultant imple-
mentation to meet the given specifications.
The overall framework is illustrated in Figure 5. We use the con-
troller to explore the architecture space and the hardware search
tool to explore the hardware space. In each episode, the controller
samples a child network architecture as well as its quantization
scheme. Based on this network, the hardware builder will perform
a search procedure through the hardware space for the model of
an FPGA-based design. During this process, each candidate model
is validated by the design specifications and accordingly the result
is used to generate the return to the controller. If any FPGA model
is valid, the sampled quantized network is trained on a held-out
dataset and feedback the controller with its test accuracy, and oth-
erwise, the return is zero instead. The following sections will reveal
the details of this framework.
3.1 Design Space and Parameterization
This paper takes the widely used convolutional neural networks
and their FPGA implementation to show the proposed framework,
where a serial of stacked convolutional layers are optimized and
implemented on an FPGA. The proposed framework will jointly
consider three design spaces: architecture space, quantization space
and hardware space.
3.1.1 Architecture Space. We consider one neural network layer is
composed of a convolutioanl operation followed by a pooling oper-
ation. For a convolutional operation, its exploration space can be
parameterized, including the number of filters (N ), filter height (Fh),
filter width (Fw), stride height (Sh), and stridewidth (Sw). For a pool-
ing operation, we employ the size parameter Ps to indicate its length
and stride. As a whole, each layer can be represented by a 6-element
sequence: (N , Fh, Fw, Sh, Sw, Ps), and the architectural space of
each layer is A = ∏p∈A |p |, where A = {N , Fh, Fw, Sh, Sw, Ps},
and |p | denotes the number of possible values of a parameter p.
3.1.2 Quantization Space. We apply the quantization to all the
trainable parameters and activations in each layer to make tradeoffs
between the hardware size and test accuracy. In this paper, we
consider a linear quantization with fixed-point representation that
Architecture 
Space
Hardware
Space
Controller
Partiton 1 Partiton 2 Partition G
Layer LLayer L-1Layer 1
Layer 
l
Layer 2 Layer 3 Layer 4 Layer 5
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Figure 4: Overview of the proposed exploration framework.
is composed of the integer and fractional parts which are taken as
separate parameters in our framework.
Assuming the rectified linear unit (ReLU) as the activation func-
tion, the output A of the convolutional layer is non-negative, and
we apply the unsigned quantization as
Q(A) = clip(round( A
∆q
) × ∆q, 0, B − ∆q). (1)
where ∆q is the precision and B is the range amplitude, both of
which are determined by the bit width in the integer part Ai and
fractional part Af , respectively. We conclude their relationship as:
B = 2Ai , ∆q = 2−Af .
For the weight and bias parametersW , signed quantization is
applied, such that
Q(W ) = clip(round(W
∆q
) × ∆q, −B, B − ∆q), (2)
where we have the relationship between ∆q, B, Wi and W f as
follows: B = 2W i−1, ∆q = 2−W f .
Similarly to the architecture parameterization, the quantization
scheme can be represented by Q = {Ai,Af ,Wi,W f } and thus the
quantization space is Q = ∏
p∈Q
|p |.
3.1.3 Hardware Space. Given a determined architecture together
with its quantization, the implementation varies in terms of two
aspects: intra-layer parallelism (single-layer accelerator design) and
inter-layer parallelism (mapping accelerators to an FPGA).
For the single-layer accelerator design, we adopted the widely
used tile-based paradigm [24]. We represent tiling parameters as
a sequence of functions with Tm(M) as the number of channels
of the input tiles, Tn(N ) as the number of channels of the output
tiles,Tr (R) as the height of input tile, andTc(C) as the width of the
input tile, whereM , R andC are the number of channels, rows, and
columns of the input feature maps, respectively.
For the mapping of single-layer accelerators to an FPGA, we par-
tition and allocate hardware resources to accelerators. The partition
scheme P , as a function of L, is a selection from all the combina-
tions of the L layers clustered into any number of sections from 1
to L, which results in a space consisting of 2L−1 candidates. The
hardware space is then represented byH(L) = 2L−1 ∏
p∈H
|p |, where
H = {Tm,Tn,Tc,Tr }.
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Figure 5: Hardware-architecture co-design framework.
3.1.4 Overall. The proposed framework will jointly determine
architecture, quantization, and tiling parameters, together with
partition of layers, to identify the neural architecture and hard-
ware implementation, such that both test accuracy and hardware
efficiency can be maximized.
We will use the reinforcement learning method to explore ar-
chitecture and quantization spaces, and develop a multi-objective
search algorithm to explore the hardware space. More specifically,
there is a controller to control the exploration, as shown in Figure 4.
Details will be discussed in the following sections.
3.2 Update the Controller
The architecture and quantization parameters are both optimized
to generate high accuracy. As shown in Figure 5, we employed re-
inforcement learning method to explore the space A and Q where
the controller interacts with the environment modeled as a Markov
Decision Process (MDP). In each episode, the controller rolls out a
sequence of actions under a stochastic policy. These actions, used
as the architecture parameters A and quantization parameters Q ,
are mapped to a quantized child network. Next, we evaluate the
sampled child network in two stages. In the first stage a hardware
searching tool is developed to verify whether the sampled network
is implementable under the constraints of design specifications.
If the result is positive, i.e. there exists an implementable hard-
ware model, and the second stage will launch to train and validate
the child network on a held-out dataset. After the child network
validation is finished, a reward signal
R(a,q) =
{
0, H(a,q) = ∅
Acc, otherwise (3)
is returned to the controller for updating. In the above formula,
H(a,q) represents the hardware space given sampled parameters
a and q. We follow the Monte Carlo policy gradient algorithm [16]
to update the controller using
▽J (θ ) = 1
m
m∑
k=1
T∑
t=1
γT−t▽θ logπθ (at |a(t−1):1)(Rk − b) (4)
where m is the batch size and T is the total number of steps in
each trajectory. The rewards are discounted at every step by an
exponential factor γ and the baseline b is the exponential moving
average of the rewards.
3.3 Co-Explore Architecture and Quantization
Much like the architectures, the quantization also determines the
overall performance and computational complexity of a network.
Therefore, it is natural to automate the design of quantization to-
gether with the design of the architecture. Under constrained re-
source in hardware, the joint exploration of architecture and quan-
tization space is actually the optimization of the trade-off between
structural complexity and data cleanness. Therefore, the reward
signal is the reflection of how efficiently the hardware freedom are
utilized.
The implementation of architecture-quantization joint search
may vary by different settings and discretion, but generally there
are two types of methods characterized by the number of controller
used: a single controller to predict both architecture and quantiza-
tion, or two controllers to predict them separately. In this paper, we
focus on the single-controller method and extend the RNN-based
controller in [26]. As displayed in Figure 6, we simply insert 4 ad-
ditional steps into the controller, each step sampling one of the
aforementioned quantization parameters.
For comparison, we list all the plausible methods for performing
the automate design of neural architecture with quantization. The
difference among these methods reside in the space to be explored.
- quantization search. This is the traditional method that em-
ploys the controller to search only the quantization for a
given architecture.
- architecture search. This is the reverse procedure of quantiza-
tion search, where the quantization is fixed and the objective
is to find the architecture to best fit this quantization.
- joint search. This is the exploration of architecture and quan-
tization as related space and what we intend to investigate
in this project.
3.4 Explore Hardware Space
We revisit the hardware space discussed in Section 3, this time with
consideration of our hardware model. In our specific model, the
specifications are in the LUT usage of the target FPGA and the
throughtput in frames-per-second, though the framework can be
adapted to other aspects without much effort. In particular, only
Tn and Tm are variable while Tr and Tc are dropped due to their
irrelevance to the target specifications. The other parameters such
as quantizations are given as constant instead of variable. As a
result, the actual hardware space to explore is
H(L) = 2L−1
L∏
i=1
Ni−1Ni (5)
whose size grows exponentially with L. To avoid exploringH ex-
haustively, we have developed an efficient searching algorithm
using dynamic programming. The hardware model and searching
algorithm are explained in details as follows.
3.4.1 Tile-Based Implementation. In the tile-based model, the main
processing unit is the quantized computation engine (QCE) which
is composed of an array of multipliers, an adder tree, a trunca-
tor, and the accumulation registers (Figure 7). For implementation
on the FPGAs, the consumption of lookup-tables (LUTs) by each
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QCE scales with Tn, Tm, and the bit-width of the layer as it con-
figures the size of the above components. Due to the data format
inconsistency between the activation and weight (inter-layer), and
the inconsistency between activations of consecutive layers (intra-
layer), we customize the QCEs in each layer, according to the 6
parametersWi ,W f , Ai , Af , Ai ′, and Af ′, where Ai ′, and Af ′ are
the bitwidth of the activation from the last layer. For the inter-layer
inconsistency, the problem is handled by informing the multipliers
and adders of the number of integer and fractional bits of each
operand. This makes no difference to the fixed-point multipliers
as the only effect is on the position of the decimal point. As for
the adders, this information means to perform data alignment by
specifically extending the MSB (integer part) and LSB (fractional
part) to certain numbers, which however does not incur any ex-
tra logic. On the other hand, the intra-layer consistency involves
truncating the partial sum produced by the adder tree and tailoring
the registered result to a target format. This inconsistency directly
affects the truncator in size.
With the above model, the total size and latency of a single-layer
accelerator can be approximated. As mentioned, the size of layer
l is a function of Tn, Tm, and bit width of weight and activations,
incoming and outgoing, i.e.
Luti = qce(Tni ,Tmi ,Aii−1,Afi−1,Aii ,Afi ,Wii ,W fi ), (6)
where qce is the LUT approximator of the QCE for FPGAs and
is predefined as a library. Besides, the latency of the single-layer
accelerator can be explicitly approximated by computation as
Lati ≈
⌈
Mi
Tmi
⌉
×
⌈
Ni
Tni
⌉
× Ri ×Ci × Fhi × Fwi . (7)
Equation (6) and (7) are used to calculate the LUT usage and latency
of a single-layer accelerator, upon which our multi-layer accelerator
model is based. If a multi-layer partition д contains consecutive
layers from i to j operating in a pipelined fashion, then we have
the overall size and latency as
Lutд:i∼j =
j∑
k=i
Lutk , Latд:i∼j = max
i≤k≤j
Latk . (8)
Suppose a number ofG partitions covering a total of L layers iterate
their operations on the same FPGA, the total LUT usage and latency
are then
Lut1∼G :1∼L = max1≤д≤G Lutд:i∼j , Lat1∼G :1∼L =
G∑
д=1
Latд:i∼j (9)
3.4.2 Searching Algorithm. As implied by (5), the problem of search-
ing the hardware spaceH involves deciding parametersTn ∈ [1,N ],
Tm ∈ [1,N ′], as well as partitioning the L layers into G ∈ [1,L]
clusters. Let rL and rT be the required LUT usage and throughput
limits by the design specifications, we introduce P⟨r L,rT ⟩L to rep-
resent both this problem and solution set to this problem: given
specification pair ⟨rL, rT ⟩, P⟨r L,rT ⟩L returns all the possible solu-
tions for implementing the CNN accelerator of L layers. The task
of our searching algorithm is to verify whether P⟨r L,rT ⟩L = ∅. In
order to address this task, we also need to introduce the single-layer
search problem as the basic tool: we use p⟨r L,rT ⟩l to represent the
problem of searching for the hardware solutions to a single layer
l under the constraint of ⟨rL, rT ⟩ and again its solution set. We
shall solve the problem P⟨r L,rT ⟩L by incrementally solving the basic
problem p⟨r L
′,rT ′⟩
i , from i = 1 to L.
For any solution s ∈ P⟨r L,rT ⟩L , we define three functions f1(s),
f2(s) and f3(s) respectively as 1) the number of LUTs consumed
by the last partition of s , 2) the overall latency of s , and 3) the sum
of latency of all the partitions in s except the last one. For any
two solutions s1 and s2, if we have f1(s1) ≤ f1(s2), f2(s1) ≤ f2(s2),
and f3(s1) ≤ f3(s2), then s1 is considered superior to s2, and all
the solutions that is not inferior to any other solution compose the
Pareto Frontier of the solution set. Our algorithm is based on the fact
that the existence of a solution is equivalent to the existence of the
frontier of the solution set. Following this observation, we search for
the frontier of P⟨r L,rT ⟩L such that the space is significantly pruned.
If the network has a depth of l + 1, there are only two scenarios of
how layer (l + 1) is related to the first l layers:
ICCAD ’19, November 4-7, 2019, Westminster, CO Qing Lu and Weiwen Jiang, et al.
Algorithm 1 Dynamic Search in Hardware Space
Input: L, rL, rT
Output: solution set S
1: Initialize rl = rL, rt = rT ,
2: Initialize S0 = {s} where fi (s) = 0 for i=1, 2, 3
3: for each l = 1, 2, ...,L do
4: for each s ∈ Sl−1 do
5: compute rl and rt using Equation (10)
6: compute sl = F (p⟨r l,r t ⟩l )
7: for all s ′ ∈ sl do
8: append s ′ to the last partition of s and add the result to
Sl
9: end for
10: compute rl and rt using Equation (11)
11: compute sl = F (p⟨r l,r t ⟩l )
12: for all s ′′ ∈ sl do
13: set s ′′ as a new partition to s and add the result to Sl
14: end for
15: update the frontier Sl = Fr (Sl )
16: end for
17: end for
18: S = SL
(1) layer (l+1) is appended to the last partition of the previous l
layers, and
(2) layer (l+1) forms a partition itself.
These two scenarios differ by the constraints to the problem of
searching the last layer p⟨r l,r t ⟩l+1 . For every solution s ∈ Fr (P
⟨r l,r t ⟩
l ),
where Fr (S) denotes the frontier of solution set S , we update the
layer l + 1 in both two manners under updated constraints. In the
first case, {
rl = rL − f1(s)
rt = ( 1rT −
f3(s)
clock_rate )−1
(10)
and in the second case,{
rl = rL
rt = ( 1rT −
f2(s)
clock_rate )−1
(11)
When p⟨r l,r t ⟩l+1 is solved, it would also be sufficient to keep only its
frontier with respect to only f1 and f2. Then Fr (pr l,r tl+1 ) is achieved
by combining Fr (P⟨r l ′,r t ′⟩l ) and F (p
⟨r l,r t ⟩
l+1 ) in the corresponding
way of how layer l + 1 is derived. The full procedure is shown in
Algorithm 1.
4 EXPERIMENT
We apply the joint architeture and quantization search method to
design CNN accelerators. The design objective is the classification
task on CIFAR-10 dataset that satisfies two constraints of available
LUTs and throughput tolerance. This dataset provides 50000 images
for training and 10000 for testing, and the entirety of them are used
in the search process. For the training set, augmentation techniques
are applied for tuning a network which consists of normalization,
rotation, shifting, and random flip.
The architecture and quantization space used in the experiment
is listed in Table 1. For the child network, we assume each layer
Table 1: The architecture and quantization space of each
CNN layer used in the experiment
Parameter Symbol Value
# filters N (24, 36, 48, 64)
filter height Fh (1, 3, 5, 7)
filter width Fw (1, 3, 5, 7)
stride height Sh (1, 2, 3)
stride width Sw (1, 2, 3)
pooling size Ps (1, 2)
activation integer bits Ai (0, 1, 2, 3)
activation fractional bits Af (0, 1, 2, 3, 4, 5, 6)
weight integer bits Wi (0, 1, 2, 3)
weight fractional bits W f (0, 1, 2, 3, 4, 5, 6)
5
8
3 7
5
7
7
7
4
5
5
4
activation weight
int
frac
1
3
5
1
3
5
(a) A1-d1
5 8
3
7
3 7
7 7
4
5
5 4
activation weight
int
frac
1
3
5
1
3
5
(b) A1-d2
5
7
6
7 3
4
4 8
3
4
5
9
activation weight
int
frac
1
3
5
1
3
5
(c) B1-d1
4
5
3 4
1
6
7
4 3
8
7 7
activation weight
int
frac
1
3
5
1
3
5
(d) B1-d2
2
6
1
7
1
9
1
4
4
4
7
7
activation weight
int
frac
1
3
5
1
3
5
(e) B1-d3
7 8
5
7 6
6
5
6
5 6
7
6
activation weight
int
frac
1
3
5
1
3
5
(f) D
3
6
3
6 7
7 7
8
3 5 5 5
activation weight
int
frac
1
3
5
1
3
5
(g) E
4
7
4
5
8
5
5
5
4
4
7
5
activation weight
int
frac
1
3
5
1
3
5
(h) F
Figure 8: Quantization details of the sampled designs
is composed of certainly a convolutional operation followed by
rectified linear units, and possibly zero-padding and max-pooling
operations before and after it. After the convolutional layers, two
fully connected layers are tailing to output the prediction distribu-
tions, which are not included as part in our hardware model. We
train the child CNN for 30 epochs with Stochastic Gradient Decent
(SGD) algorithm taking batches of 128 images, learning rate of 0.01,
and momentum of 0.9. Once the training is finished, the reward is
the test accuracy averaged over the last 5 epochs. After the search,
the best sample are selected and tuned for 150 epochs, along with
64 batch size and decaying learning rates from 0.01 downward to
0.0001. The highest accuracy along the tuning process is what is
finally reported. On the other side, the controller consists of a two-
layer LSTM cell with 35 hidden units at each layer accompanied
with an embedding and fully-connected layer at each time step of
corresponding dimensions. To train the controller, we apply the
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Table 2: Architectural information of the sampled designs. A1 and A2 are the best architectures found by NAS in 1000 episodes
and their layered hyper-parameters are given in the form of (N, Fh, Fw, Sh, Sw, Ps). Thenwe remove the strides from the search
and get B1 and B2 whose parameters of each layer are listed as (N, Fh, Fw, Ps). D, E, and F are the results from our joint search
process with the same architecture space but no strides.
Network Layer 1 Layer 2 Layer 3 Layer 4 Layer 5 Layer 6 #paras Acc w/o BN Acc w/ BN
A1 (64,3,3,1,1,1) (48,7,5,1,1,1) (48,5,5,2,1,1) (64,3,5,1,1,1) (36,5,7,1,1,1) (64,3,1,1,2,2) 300,804 87.76% 88.96%
A2 (24,3,3,1,1,1) (36,5,5,1,1,1) (64,5,5,2,1,1) (64,5,5,1,1,1) (24,5,5,1,2,1) (64,3,3,1,2,1) 234,748 87.46% 88.87%
B1 (64,3,3,1) (64,3,5,1) (64,3,3,2) (64,5,5,2) (64,5,3,1) (64,7,7,1) 464,960 89.71% 90.30%
B2 (64,5,3,1) (64,3,5,1) (64,3,5,2) (64,5,5,2) (64,5,3,1) (64,7,7,1) 490,688 89.38% 90.49%
D (48,5,3,1) (48,3,1,2) (36,1,7,2) (36,7,3,1) (24,5,5,1) (24,1,1,1) 70,776 83.65% 84.31%
E (48,5,1,1) (48,5,3,2) (36,1,5,1) (64,7,7,2) (64,7,3,2) (48,5,3,1) 289,220 86.99% 88.27%
F (64,1,5,1) (36,1,7,1) (64,5,7,2) (48,5,3,2) (48,7,7,1) (36,1,5,1) 26,5640 87.03% 88.42%
Table 3: Implementation information of the sampled designs. For network A and B, the designs are found by quantization
search to certain architectures in Table 2. For D, E and F, the quantization and implementation on hardware are designed
together with their architectures. The quantization details are shown in Figure 4.
Design rL rT Acc w/o quantization Acc w/ quantization #LUTs Throughput (frames/s) parameter size (kbits)
A1-d1 100,000 500 87.76% 80.23% 99,871 556 1,867
A1-d2 100,000 1000 87.76% 25.79% 99,848 1157 1,189
B1-d1 100,000 500 89.71% 87.64% 96,904 512 3,463
B1-d2 100,000 1000 89.71% 64.35% 98,752 1020 2,784
B1-d3 300,000 2000 89.71% 50.93% 285,441 2083 2,835
D 30,000 1000 83.65% 82.98% 29,904 1293 457
E 100,000 1000 86.99% 82.76% 94,496 1042 1,923
F 300,000 2000 87.03% 84.92% 299,860 2089 1,217
Stochastic Gradient Ascent (SGA) algorithm with a learning rate
of 0.2 and batch size of 5. The baseline is the exponential moving
average of the previous rewards. Finally, we build the hardware
model based upon an Altera Cyclone IV FPGA platform where we
set the global clock rate as 100 MHz. In order to be build practical
FPGA synthesis, we set the depth of the child network to have
6 layers, and designate the allowable LUT usage at three scales:
30,000, 100,000, and 300,000.
For comparison, we first perform the NAS to find architectures
with good performances in accuracy and then search the best quanti-
zation to fit them under some hardware specifications. The sampled
networks with highest accuracy on the test set and their best design
with quantization are shown in Table 2 and 4, respectively. We use
the floating-point accuracy in Table 2 as the reference of our design
of quantization. Note that the same architecture is about 1% less
performant without the batch normalization (BN), but that is just
what we shall refer to. The reason is twofold: 1) the BN involves
operations that require additional hardware support for both com-
putation and memory, and more importantly 2) it will make the
quantized network extremely unstable whose output may have a
prohibitively large variance for the searching algorithm. Next, we
use the joint method to search architecture and quantization to-
gether with the specifications under which the quantization search
fails to provide a good result in a general sense with respect to
the best architectures found. As a result, we have three designs of
the CNN accelerators with different hardware specifications. The
details of these designs are reported in Table 3.
Table 4: Quantization search result for the sampled net-
works A and B in Table 2. The best accuracy on the test set
of CIFAR10 in 2000 episodes are reported.
Network rT rL=30,000 rL=100,000 rL=300,000
A1
500 10.65% 80.23% 86.16%
1000 x 25.79% 84.90%
2000 x x x
A2
500 55.45% 85.92% 86.26%
1000 x 67.30% 76.51%
2000 x x x
B1
500 10.02% 87.64% 87.34%
1000 x 64.35% 87.43%
2000 x x 50.93%
B2
500 10.20% 85.31% 88.53%
1000 x 43.81% 86.50%
2000 x x 16.71%
Table 4 shows the quantization search results with throughput
requirement of 500, 1000, and 2000 frames per second. It is clearly
noted the drop in accuracywith increasing throughput is very sharp.
For example, the accuracy of the quantized network B1 drops from
87.64% to 64.35% with doubling 500 MHz throughput requirement
at rL=100,100. It is implied although the architecture has an excel-
lent original performance, it is too sensitive to quantization to be
suitable for resource-constrained hardware design. On the other
hand, our joint search method has found a solution to achieve
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(a) NAS with stride (b) NAS without stride
(c) Joint: rL=30000, rT=500 (d) Joint: rL=300000, rT=500
Figure 9: The plotted training process: comparison between
NAS and Joint search.
82.76% accuracy and meanwhile the 1000 throughput. In contrast,
the original accuracy of architecture E is only 86.99%, worse than
B1 by nearly 3%, but the its accuracy is more robust to quantization
with 4% degradation. With the joint search, we could even found a
design using less than 30,000 LUTs but achieving 82.98% accuracy
and 1293 throughput. Note there are no valid designs for almost
every sample architecture even with 300,000 available LUTs.
We further compare the quantization designs for A1 and B1 with
those using joint search for D, E, and F. As illustrated in Figure
8, the convolutional layers generally exhibit different patterns in
terms of bit-width requirement. Another observation is with fixed
architecture, the quantization search tends to spend more bits on
the weight but not the activations, while the joint search treats
these two values fairly.
5 CONCLUSION AND CHALLENGE
In this paper, we overviewed the recent development of automatic
machine learning, identifying the trend towards the hardware-
software co-design using NAS. A hardware-aware co-design frame-
work is proposed to jointly explore architecture, quantization, and
hardware design space. It is proved by experiment the joint search
can provides much more flexibility in compressed design robust
performance as compared to the traditional artificial design using
fixed architecture.
In this project, however, the existence of difficulties in applying
hardware-aware NAS is also identified. Compared to pure NAS, the
controller is forced the burden to learn the hardware constraint
from the beginning of the search process, resulting in a higher
variance and early convergence to local optimality (Figure 9). On
the other hand, the search process is computation-intensive and
resource-/time-consuming. Lastly, the hardware exploration and
design automation heavily rely on the hardware model that needs
to be built with more effort. There remains a lot of room of im-
provement in this topic.
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